
Edalize Documentation

Release 0.1.3

Olof Kindgren

Jul 29, 2022

REFERENCE

1	EDA Metadata	3
1.1	File	3
1.2	Hook	4
1.3	Parameter	4
1.4	Tool options	5
1.5	VPI	10
2	edalize package	11
2.1	Submodules	11
2.2	edalize.edatool module	11
2.3	edalize.ghdl module	12
2.4	edalize.icarus module	12
2.5	edalize.icestorm module	13
2.6	edalize.ise module	13
2.7	edalize.isim module	14
2.8	edalize.modelsim module	14
2.9	edalize.openfpga module	14
2.10	edalize.quartus module	15
2.11	edalize.rivierapro module	16
2.12	edalize.symbiosys module	16
2.13	edalize.spyglass module	16
2.14	edalize.trellis module	17
2.15	edalize.vcs module	17
2.16	edalize.verilator module	17
2.17	edalize.vivado module	18
2.18	edalize.vunit module	18
2.19	edalize.vunit_hooks module	19
2.20	edalize.xcelium module	19
2.21	edalize.xsim module	19
2.22	edalize.reporting module	20
2.23	edalize.vivado_reporting module	20
2.24	edalize.quartus_reporting module	20
2.25	edalize.ise_reporting module	20
2.26	Module contents	20
3	Development Setup	21
3.1	Setup development environment	21
3.2	Formatting and linting code	21
4	Testing edalize	23

4.1	Mocks for commands	23
4.2	Testcases	23
4.3	Helper Module	24
5	Index	25
6	Search Page	27
	Python Module Index	29
	Index	31

Edalize is a Python Library for interacting with EDA tools. It can create project files for supported tools and run them in batch or GUI mode (where supported).

EDA METADATA

The EDAM (EDA Metadata) API is a data structure with the intention to describe all input parameters that an EDA tool will need to run synthesis or build a simulation model from a set of HDL files. The data described in EDAM is tool-agnostic, with the option to supply tool-specific parameters when required. The data structure itself is a tree structure with lists and dictionaries using simple data types as strings and integers for the actual values, and is suitable for (de)serialization with YAML or JSON.

Most keys are optional. The ones which are required are marked accordingly

Field Name	Type	Description
files	List of <i>File</i>	Contains all the HDL source files, constraint files, vendor IP description files, memory initialization files etc. for the project.
hooks	<i>Hook</i>	A dictionary of extra commands to execute at various stages of the project build/run.
name	String	Required Name of the project
parameters	Dict of <i>Parameter</i>	Specifies build- and run-time parameters, such as plusargs, VHDL generics, Verilog defines etc.
tool_options	<i>Tool Options</i>	A dictionary of tool-specific options.
toplevel	List of String	Toplevel module(s) for the project.
vpi	List of <i>VPI</i>	VPI modules to build for the project.

1.1 File

A file has a name, which is the absolute path or the relative path to the working directory. It also has a type, which describes the intended usage of the file. Different EDA tools handle different subsets of files and are expected to ignore files that are not applicable to them, but might issue a warning. By specifying *user* as the file type, the backends will explicitly ignore the file. The valid file types are based on the IP-XACT 2014 standard, with some additional file types added. The file types not covered by IP-XACT are listed below

- QIP : Intel Quartus IP file
- UCF : Xilinx ISE constraint file
- verilogSource-2005 : Verilog 200 source
- vhdSource-2008 : VHDL 2008 source
- xci : Xilinx Vivado IP file
- xdc : Xilinx Vivado constraint file

Field Name	Type	Description
name	String	Required File name with (absolute or relative) path
file_type	String	Required File type
is_include	bool	Indicates if this file should be treated as an include file (default false)
in-include_path	String	When is_include_file is true, the directory containing the file will be added to the include path. include_path allows setting an explicit directory to use instead
logical_name	String	Logical name (e.g. VHDL/SystemVerilog library) of the file

1.2 Hook

Hooks are scripts that can be registered to execute during various phases of Edalize. The Hook structure contains a key for each of the four defined stages, and the value of each key is a list of *Script* to be executed.

The four defined stages are

Key	Description
pre_build	Executed before calling <i>build</i>
post_build	Executed after calling <i>build</i>
pre_run	Executed before calling <i>run</i>
post_run	Executed after calling <i>run</i>

1.2.1 Script

Field Name	Type	Description
cmd	List of String	Command to execute
env	Dict of String	Additional environment variables to set before launching script
name	String	User-friendly name of the script

1.3 Parameter

A parameter is used for build- and run-time parameters, such as Verilog plusargs, VHDL generics, Verilog defines, Verilog parameters or any extra command-line options that should be sent to the simulation model. Different tools support different subsets of parameters. The list below describes valid parameter types

- cmdlinearg : Command-line argument to be sent to a running simulation model
- generic : VHDL generic to be set at elaboration-time
- plusarg : Verilog plusarg to be set at run-time
- vlogdefine : Verilog define to be set at compile-time
- vlogparam : Verilog toplevel parameter to be set at compile-time

Field Name	Type	Description
datatype	String	Required Data type of the parameter. Valid values are <i>bool</i> , <i>file</i> , <i>int</i> , <i>str</i> . <i>file</i> is similar to <i>str</i> , but the value is treated as a path and converted to an absolute path
default	Specified by datatype	Default value to use if user does not provide a value during the configure or run stages
de-scription	String	User-friendly description of the parameter
param-type	String	Required Type of parameter. Valid values are <i>cmdlinearg</i> , <i>generic</i> , <i>plusarg</i> , <i>vlogparam</i> , <i>vlogdefine</i>

1.4 Tool options

Tool options are used to set tool-specific options. Each key corresponds to a specific EDA tool.

Field Name	Type	Description
ghdl	String	Options for <i>GHDL</i>
icarus	String	Options for <i>Icarus Verilog</i>
icestorm	String	Options for Project <i>IceStorm</i>
ise	String	Options for Xilinx <i>ISE</i>
isim	String	Options for Xilinx <i>iSim</i>
modelsim	String	Options for Mentor <i>ModelSim</i>
openfpga	String	Options for OpenFPGA <i>OpenFPGA</i>
quartus	String	Options for Intel <i>Quartus</i>
rivierapro	String	Options for Aldec <i>RivieraPro</i>
spyglass	String	Options for Synposys <i>SpyGlass</i>
trellis	String	Options for Project <i>Trellis</i>
vcs	String	Options for Synposys <i>VCS</i>
verilator	String	Options for <i>Verilator</i>
vivado	String	Options for Xilinx <i>Vivado</i>
vunit	String	Options for <i>VUnit</i>
xcelium	String	Options for Cadence <i>Xcelium</i>
xsim	String	Options for Xilinx <i>XSim</i>

1.4.1 ghdl

Field Name	Type	Description
analyze_options	List of String	Extra options used for the GHDL analyze stage (<i>ghdl -a</i>)
run_options	List of String	Extra options used when running GHDL simulations (<i>ghdl -r</i>)

1.4.2 icarus

Field Name	Type	Description
iverilog_options	List of String	Extra options for compilation with <i>iverilog</i>
timescale	String	Default (Verilog) timescale to use before user sets one explicitly

1.4.3 icestorm

Field Name	Type	Description
arachne_pnr_options	List of String	Options for ArachnePNR Place & Route
nextpnr_options	List of String	Options for NextPNR Place & Route
pnr	String	Select P&R tool. Valid values are <i>arachne</i> and <i>next</i> . Default is <i>arachne</i>
yosys_synth_options	List of String	Options for Yosys Synthesis

1.4.4 ise

Field Name	Type	Description
family	String	FPGA family e.g. <i>spartan6</i> , <i>virtex5</i>
device	String	Device identifier e.g. <i>xc6slx45</i>
package	String	Device package e.g. <i>csg324</i>
speed	String	Device speed grade e.g. <i>-2</i>
board_device_index	String	Specifies the FPGA's device number in the JTAG chain, starting at 1.

1.4.5 isim

Field Name	Type	Description
fuse_options	List of String	Extra options for compilation with <i>fuse</i>
isim_options	List of String	Extra options for running compiled simulation model

1.4.6 modelsim

Field Name	Type	Description
vlog_options	List of String	Extra options for each Verilog file compiled with <i>vlog</i>
vsim_options	List of String	Extra options for running the simulation with <i>vsim</i>

1.4.7 openfpga

The following environment variables need to be sourced before running any simulation on SOFA (Skywater Open-source FPGA) IPs:

- OPENFPGA_PATH: directory of the [OpenFPGA framework Github repo](#) ([documentation](#))
- SOFA_PATH: directory of the [SOFA eFPGA IPs Github repo](#)

Field Name	Type	Description
arch	String	FPGA architecture e.g. <i>sofa-hd</i> , <i>sofa-chd</i> , <i>sofa-qlhd</i> and <i>sofa-plus-hd</i>
task_options	List of String	Extra options for running the task simulation with OpenFPGA framework (see the OpenFPGA documentation)

1.4.8 quartus

Field Name	Type	Description
board_device_index	List of String	Specifies the FPGA's device number in the JTAG chain. The device index specifies the device where the flash programmer looks for the Nios® II JTAG debug module. JTAG devices are numbered relative to the JTAG chain, starting at 1. Use the tool <i>jtagconfig</i> to determine the index.
family	String	FPGA family e.g. <i>Cyclone IV E</i>
device	String	Device identifier. e.g. <i>EP4CE55F23C8</i> or <i>5CSXFC6D6F31C8ES</i>
quartus_options	List of String	Extra command-line options for Quartus
dse_options	List of String	Command-line options for Design Space Explorer

1.4.9 rivierapro

Field Name	Type	Description
vlog_options	List of String	Extra options for each Verilog file compiled with <i>vlog</i>
vsim_options	List of String	Extra options for running the simulation with <i>vsim</i>

1.4.10 spyglass

Field Name	Type	Default	Description
methodology	String	GuideWare/ latest/block/ rtl_handoff	Selected methodology
goals	List of String	['lint/ lint_rtl']	Selected goals
rule_parameters	List of String	[]	Options passed with <code>set_option</code> to Spyglass, e.g. “handlememory yes” to prevent error SYNTH_5273 on generic RAM descriptions
spy-glass_parameters	List of String	[]	Rule parameters passed with <code>set_parameter</code> to Spyglass, e.g. <code>handle_static_caselabels yes</code> to allow localparam to be used in case labels (e.g. in state machines)

1.4.11 trellis

Field Name	Type	Description
nextpnr_options	List of String	Options for NextPNR Place & Route
yosys_synth_options	List of String	Options for Yosys Synthesis

1.4.12 vcs

Field Name	Type	Description
vcs_options	List of String	Compile time options passed to vcs
run_options	List of String	Runtime options passed to the simulation

1.4.13 verilator

Field Name	Type	Description
cli_parser	String	If <code>cli_parser</code> is set to managed, Edalize will parse all command-line options. Otherwise, they are sent directly to the compiled simulation model.
libs	List of String	Extra options to be passed as <code>-LDFLAGS</code> when linking the C++ testbench
mode	String	<code>cc</code> runs Verilator in regular C++ mode. <code>sc</code> runs in SystemC mode. <code>lint-only</code> only performs linting on the Verilog code
verilator_options	List of String	Extra options to be passed when verilating model

1.4.14 vivado

Field Name	Type	Description
part	String	Device identifier. e.g. <i>xc7a35tcsq324-1</i>
jobs	Integer	Number of jobs. Useful for parallelizing OOC (Out Of Context) syntheses.

1.4.15 vunit

Field Name	Type	Description
vu-nit_options	List of String	Extra options for the VUnit test runner
add_libraries	List of String	A list of framework libraries to add. Allowed values include “array_util”, “com”, “json4hdl”, “osvvm”, “random”, “verification_components”
vu-nit_runner	String	Name of the Python file exporting a VUnitRunner class (must derive from <code>edalize.vunit_hooks.VUnitHooks</code>) that is used to configure and execute test. This allows very customized test control via VUnit’s Python-interfaces.

In case a more advanced VUnit configuration or execution of the testbench is necessary, the option `vunit_runner` can be used to specify the filename of a Python script which can hook into the construction, parametrization, and execution of the test runner. For this to work, the Python script must export a class `VUnitRunner(VUnitHooks)` which derives from (and optionally overrides) the behavior of `vunit_hooks.VUnitHooks`.

```

from edalize.vunit_hooks import VUnitHooks
from vunit import VUnit
from vunit.ui import Library, Results
from typing import Mapping, Collection

class VUnitRunner(VUnitHooks):
    """Example of custom VUnit instrumentation."""

    def create(self) -> VUnit:
        """Customized creation of the test runner"""
        vu = VUnit.from_argv()
        vu.enable_check_preprocessing()
        return vu

    def handle_library(self, logical_name: str, vu_lib: Library):
        """Override this to customize each library, e.g. with additional simulator
        ↪ options.
        This hook will be invoked for each library, after all source files have been
        ↪ added.
        :param logical_name: The logical name of the library
        :param vu_lib: The vunit.ui.Library instance, configured with all sources of
        ↪ this `logical_name`
        """
        # e.g. you can access and customize test-bench entities of this library:

```

(continues on next page)

(continued from previous page)

```

if logical_name == "my_tb_library_name":
    entity = vu_lib.entity("my_toplevel_tb")
    entity.set_generic("message", "Test message")
    entity.add_config(name="TestConfig1",
                     generics=dict(CLK_FREQ=100000000))
    entity.add_config(name="TestConfig2",
                     generics=dict(CLK_FREQ=54687500))

def main(self, vu: VUnit):
    """Override this for final parametrization of the :class:`VUnit` instance (after
↳ all libraries have been added),
    or for custom invocation of VUnit
    """
    def post_run_handler(results: Results):
        results.merge_coverage(file_name="coverage_data")

vu.main(post_run=post_run_handler)

```

1.4.16 xcelium

Field Name	Type	Description
xmvlog_options	List of String	Extra options for compilation with <i>xmvlog</i>
xmvhdl_options	List of String	Extra options for compilation with <i>xmvhdl</i>
xmsim_options	List of String	Extra options for running simulation with with <i>xsim</i>
xrun_options	List of String	Extra options for invocation with with <i>xrun</i>

1.4.17 xsim

Field Name	Type	Description
xelab_options	List of String	Extra options for compilation with <i>xelab</i>
xsim_options	List of String	Extra options for running simulation with with <i>xsim</i>

1.4.18 toplevel

Name of the top level module/entity

1.5 VPI

Each *Vpi* object contains information on how to build the corresponding VPI library

Field Name	Type	Description
include_dirs	List of String	Extra include directories
libs	List of String	Extra libraries
name	String	Name of VPI library
src_files	List of String	Source files for VPI library

EDALIZE PACKAGE

2.1 Submodules

2.2 edalize.edatool module

class edalize.edatool.**Edatool**(*edam=None, work_root=None, eda_api=None, verbose=True*)

Bases: `object`

build()

build_main(*target=None*)

build_post()

build_pre()

configure(*args=[]*)

configure_main()

configure_post()

configure_pre()

classmethod **get_doc**(*api_ver*)

parse_args(*args, paramtypes*)

render_template(*template_file, target_file, template_vars={}*)

Render a Jinja2 template for the backend.

The template file is expected in the directory `templates/BACKEND_NAME`.

run(*args={}*)

run_main()

run_post()

run_pre(*args=None*)

set_default_target(*target*)

```
class edalize.edatool.FileAction(option_strings, dest, nargs=None, const=None, default=None,  
                                type=None, choices=None, required=False, help=None, metavar=None)
```

Bases: `Action`

```
edalize.edatool.get_edatool(name)
```

```
edalize.edatool.get_edatools()
```

```
edalize.edatool.jinja_filter_param_value_str(value, str_quote_style=", bool_is_str=False)
```

Convert a parameter value to string suitable to be passed to an EDA tool.

Rules:

- Booleans are represented as 0/1 or “true”/“false” depending on the `bool_is_str` argument
- Strings are either passed through or enclosed in the characters specified in `str_quote_style` (e.g. `'''` or `""`)
- Everything else (including int, float, etc.) are converted using the `str()` function.

```
edalize.edatool.subprocess_run_3_9(*popenargs, input=None, capture_output=False, timeout=None,  
                                check=False, **kwargs)
```

```
edalize.edatool.walk_tool_packages()
```

2.3 edalize.ghdl module

```
class edalize.ghdl.Ghdl(edam=None, work_root=None, eda_api=None, verbose=True)
```

Bases: `Edatool`

```
argtypes = ['vlogparam', 'generic']
```

```
configure_main()
```

```
classmethod get_doc(api_ver)
```

```
run_main()
```

2.4 edalize.icarus module

```
class edalize.icarus.Icarus(edam=None, work_root=None, eda_api=None, verbose=True)
```

Bases: `Edatool`

```
argtypes = ['plusarg', 'vlogdefine', 'vlogparam']
```

```
configure_main()
```

```
classmethod get_doc(api_ver)
```

```
run_main()
```


2.5 edalize.icestorm module

```
class edalize.icestorm.Icestorm(edam=None, work_root=None, eda_api=None, verbose=True)
```

```
    Bases: Edatool
```

```
    argtypes = ['vlogdefine', 'vlogparam']
```

```
    build_post()
```

```
    build_pre()
```

```
    configure_main()
```

```
    classmethod get_doc(api_ver)
```

2.6 edalize.ise module

```
class edalize.ise.Ise(edam=None, work_root=None, eda_api=None, verbose=True)
```

```
    Bases: Edatool
```

```
    MAKEFILE_TEMPLATE = '#Auto generated by Edalize\n#include config.mk\n\nall:\n$(TOPLEVEL).bit\n\n$(TOPLEVEL).bit: $(NAME)_run.tcl $(NAME).xise\n\txtclsh\n$^\n\n$(NAME).xise: $(NAME).tcl\n\txtclsh $<\n'
```

```
    PGM_FILE_TEMPLATE = '\n# Batch script for programming the device using a JTAG\ninterface.\n# Used with:\n# $ impact -batch {pgm_file}\n\nsetMode -bscan\nsetCable\n-port auto\nidentify\nassignFile -p {board_device_index} -file {bit_file}\nprogram\n-p {board_device_index}\nsaveCDF -file {cdf_file}\nquit\n'
```

```
    TCL_FILE_TEMPLATE = '#Auto generated by Edalize\nproc project_new_exist_ok name {{\nif {{ [catch {{ project new $name }} ] }} {{\n project open $name\n }}\n}}\n\nproc\nxfile_add_exist_ok name {{\n if {{ [catch {{ xfile get [file tail $name] name }} ] }}\n {{\n xfile add $name\n }}\n}}\n\nproject_new_exist_ok {design}\nproject set family\n{family}\nproject set device {device}\nproject set package {package}\nproject set\nspeed {speed}\nproject set "Generate Detailed MAP Report" true\n'
```

```
    TCL_RUN_FILE_TEMPLATE = '#Auto generated by Edalize\nproject open $::argv\nprocess\nrun "Generate Programming File"\n'
```

```
    argtypes = ['vlogdefine', 'vlogparam', 'generic']
```

```
    configure_main()
```

```
    classmethod get_doc(api_ver)
```

```
    run_main()
```

2.7 edalize.isim module

```
class edalize.isim.Isim(edam=None, work_root=None, eda_api=None, verbose=True)
    Bases: Edatool

    CONFIG_MK_TEMPLATE = '#Auto generated by Edalize\nTARGET = {target}\nTOPLEVEL =
    {toplevel}\n\nVLOG_DEFINES = {vlog_defines}\nVLOG_INCLUDES =
    {vlog_includes}\nVLOG_PARAMS = {vlog_params}\n\nFUSE_OPTIONS
    =\t{fuse_options}\nISIM_OPTIONS =\t{isim_options}\n\nEXTRA_OPTIONS ?=
    {extra_options}\n'

    MAKEFILE_TEMPLATE = '#Auto generated by Edalize\ninclude config.mk\n\nall:
    $(TARGET)\n\n$(TARGET):\n\tfuse $(TOPLEVEL) -prj $(TARGET).prj -o $(TARGET)
    $(VLOG_DEFINES) $(VLOG_INCLUDES) $(VLOG_PARAMS) $(FUSE_OPTIONS)\n\nrun:
    $(TARGET)\n\t./$(TARGET) -tclbatch run_$(TARGET).tcl $(ISIM_OPTIONS)
    $(EXTRA_OPTIONS)\n\nrun-gui: $(TARGET)\n\t./$(TARGET) -gui $(ISIM_OPTIONS)
    $(EXTRA_OPTIONS)\n'

    RUN_TCL_TEMPLATE = '#Auto generated by Edalize\nwave log -r /\nrun all\nquit\n'

    argtypes = ['plusarg', 'vlogdefine', 'vlogparam']

    configure_main()

    classmethod get_doc(api_ver)

    run_main()
```

2.8 edalize.modelsim module

```
class edalize.modelsim.Modelsim(edam=None, work_root=None, eda_api=None, verbose=True)
    Bases: Edatool

    argtypes = ['plusarg', 'vlogdefine', 'vlogparam', 'generic']

    configure_main()

    classmethod get_doc(api_ver)

    run_main()
```

2.9 edalize.openfpga module

```
class edalize.openfpga.Openfpga(edam=None, work_root=None, eda_api=None, verbose=False)
    Bases: Edatool
```

This calls the parent constructor, but also identifies whether the current system has correctly set the following environment variables:

- OPENFPGA_PATH: directory of the OpenFPGA framework, available here: <https://github.com/lnis-uofu/OpenFPGA>
- SOFA_PATH: directory of the SOFA eFPGA IPs, available here: <https://github.com/lnis-uofu/SOFA>

```
argtypes = ['plusarg', 'vlogdefine', 'vlogparam']
```

```
build_main()
```

```
configure_main()
```

Configuration is the first phase of the build.

This writes an OpenFPGA task file for SOFA/SOFA+ architectures, which will generate the according OpenFPGA flow. It first collects all verilog sources, top_module and then writes them into the task file.

Note: OpenFPGA flow may uses Yosys/VPR backend for Synthesis and P&R, respectively.

```
classmethod get_doc(api_ver)
```

```
run_main()
```

Run the FPGA simulation.

```
edalize.openfpga.logger = <Logger edalize.openfpga (WARNING)>
```

OpenFPGA Flow Backend.

A core (usually the system core) can add the following files:

- Benchmark RTL sources (Yosys supports only Verilog file type) and module name
- The target FPGA architecture name, made with OpenFPGA fabric flow (SOFA,...)
- Source the required environment variables: OPENFPGA_PATH, SOFA_PATH
- Optional parameters: task options ('-debug', ...)

2.10 edalize.quartus module

```
class edalize.quartus.Quartus(edam=None, work_root=None, eda_api=None, verbose=False)
```

Bases: [Edatool](#)

Initial setup of the class.

This calls the parent constructor, but also identifies whether the current system is using a Standard or Pro edition of Quartus.

```
argtypes = ['vlogdefine', 'vlogparam', 'generic']
```

```
build_main()
```

```
configure_main()
```

Configuration is the first phase of the build.

This writes the project TCL files and Makefile. It first collects all sources, IPs and constraints and then writes them to the TCL file along with the build steps.

```
file_type(f)
```

```
classmethod get_doc(api_ver)
```

```
isPro = False
```

```
makefile_template = {False: 'quartus-std-makefile.j2', True:
'quartus-pro-makefile.j2'}
```

```
qsys_file_filter(f)  
run_main()  
    Program the FPGA.  
src_file_filter(f)
```

2.11 edalize.rivierapro module

```
class edalize.rivierapro.Rivierapro(edam=None, work_root=None, eda_api=None, verbose=True)  
    Bases: Edatool  
    argtypes = ['plusarg', 'vlogdefine', 'vlogparam']  
    build_main()  
    build_pre()  
    configure_main()  
    classmethod get_doc(api_ver)  
    run_main()
```

2.12 edalize.symbiosys module

```
class edalize.symbiosys.Symbiosys(edam=None, work_root=None, eda_api=None, verbose=True)  
    Bases: Edatool  
    argtypes = ['vlogdefine', 'vlogparam']  
    build_main()  
    configure_main()  
    static get_doc(api_ver)  
    run_main()  
    tool_options = {'lists': {'tasknames': 'String'}}
```

2.13 edalize.spyglass module

```
class edalize.spyglass.Spyglass(edam=None, work_root=None, eda_api=None, verbose=True)  
    Bases: Edatool  
    argtypes = ['vlogdefine', 'vlogparam']
```

configure_main()

Configuration is the first phase of the build.

This writes the project TCL files and Makefile. It first collects all sources, IPs and constraints and then writes them to the TCL file along with the build steps.

src_file_filter(*f*)

```
tool_options = {'lists': {'goals': 'String', 'rule_parameters': 'String',
'spyglass_options': 'String'}, 'members': {'methodology': 'String'}}
```

```
tool_options_defaults = {'goals': ['lint/lint_rtl'], 'methodology':
'GuideWare/latest/block/rtl_handoff', 'rule_parameters': [], 'spyglass_options':
[]}
```

2.14 edalize.trellis module

```
class edalize.trellis.Trellis(edam=None, work_root=None, eda_api=None, verbose=True)
```

Bases: *Edatool*

```
argtypes = ['vlogdefine', 'vlogparam']
```

```
configure_main()
```

```
classmethod get_doc(api_ver)
```

2.15 edalize.vcs module

```
class edalize.vcs.Vcs(edam=None, work_root=None, eda_api=None, verbose=True)
```

Bases: *Edatool*

```
argtypes = ['plusarg', 'vlogdefine', 'vlogparam']
```

```
configure_main()
```

```
run_main()
```

```
tool_options = {'lists': {'run_options': 'String', 'vcs_options': 'String'}}
```

2.16 edalize.verilator module

```
class edalize.verilator.Verilator(edam=None, work_root=None, eda_api=None, verbose=True)
```

Bases: *Edatool*

```
argtypes = ['cmdlinearg', 'plusarg', 'vlogdefine', 'vlogparam']
```

```
build_main()
```

```
check_managed_parser()
```

```
configure_main()
```

```
classmethod get_doc(api_ver)
run_main()
```

2.17 edalize.vivado module

```
class edalize.vivado.Vivado(edam=None, work_root=None, eda_api=None, verbose=True)
```

Bases: *Edatool*

Vivado Backend.

A core (usually the system core) can add the following files:

- Standard design sources
- Constraints: Supply xdc files with `file_type=xdc` or unmanaged constraints with `file_type SDC`
- IP: Supply the IP core xci file with `file_type=xci` and other files (like .prj) as `file_type=user`

```
argtypes = ['vlogdefine', 'vlogparam', 'generic']
```

```
build_post()
```

```
build_pre()
```

```
configure_main()
```

```
classmethod get_doc(api_ver)
```

```
run_main()
```

Program the FPGA.

For programming the FPGA a vivado tcl script is written that searches for the correct FPGA board and then downloads the bitstream. The tcl script is then executed in Vivado's batch mode.

2.18 edalize.vunit module

```
class edalize.vunit.Vunit(edam=None, work_root=None, eda_api=None, verbose=True)
```

Bases: *Edatool*

```
argtypes = ['cmdlinearg']
```

```
build_main()
```

```
configure_main()
```

```
classmethod get_doc(api_ver)
```

```
get_vunit_runner_path(src_files)
```

```
run_main()
```

```
src_file_filter(f)
```

```
src_file_vhdl_standard_filter(f)
```

```
testrunner = 'run.py'
testrunner_template = 'run.py.j2'
```

2.19 edalize.vunit_hooks module

This module exports *VUnitHooks* which can be used to implement advanced VUnit test cases.

```
class edalize.vunit_hooks.VUnitHooks
```

Bases: *object*

Derive the *VUnitRunner* instance from this class and override its member functions if necessary.

```
create()
```

Override this function to specify custom instantiation of VUnit.

Return type

VUnit

```
handle_library(logical_name, vu_lib)
```

Override this to customize each library, e.g. with additional simulator options.

```
main(vu)
```

Override this for final parametrization of the *VUnit* instance, or for custom invocation of VUnit.

```
class edalize.vunit_hooks.VUnitRunner
```

Bases: *VUnitHooks*

The default runner which will be used if no `vunit_runner.py` is specified.

2.20 edalize.xcelium module

```
class edalize.xcelium.Xcelium(edam=None, work_root=None, eda_api=None, verbose=True)
```

Bases: *Edatool*

```
argtypes = ['plusarg', 'vlogdefine', 'vlogparam', 'generic']
```

```
configure_main()
```

```
classmethod get_doc(api_ver)
```

```
run_main()
```

2.21 edalize.xsim module

```
class edalize.xsim.Xsim(edam=None, work_root=None, eda_api=None, verbose=True)
```

Bases: *Edatool*

```
CONFIG_MK_TEMPLATE = '#Auto generated by Edalize\nTARGET = {target}\nTOPLEVEL =\n{toplevel}\n\nVLOG_DEFINES = {vlog_defines}\nVLOG_INCLUDES =\n{vlog_includes}\nGEN_PARAMS = {gen_params}\n\nXELAB_OPTIONS\n=\t{xelab_options}\nXSIM_OPTIONS = {xsim_options}\n'
```

```
MAKEFILE_TEMPLATE = '#Auto generated by Edalize\n#include config.mk\n\nall:\n  xsim.dir/${TARGET}/xsimk\n\nxsim.dir/${TARGET}/xsimk:\n  \txelab ${TOPLEVEL} -prj\n  ${TARGET}.prj -snapshot ${TARGET} $(VLOG_DEFINES) $(VLOG_INCLUDES) $(GEN_PARAMS)\n  $(XELAB_OPTIONS)\n\nrun: xsim.dir/${TARGET}/xsimk\n  \txsim -R $(XSIM_OPTIONS)\n  ${TARGET} $(EXTRA_OPTIONS)\n\nrun-gui: xsim.dir/${TARGET}/xsimk\n  \txsim --gui\n  ${XSIM_OPTIONS} ${TARGET} $(EXTRA_OPTIONS)\n'
```

```
argtypes = ['plusarg', 'vlogdefine', 'vlogparam', 'generic']
```

```
configure_main()
```

```
classmethod get_doc(api_ver)
```

```
run_main()
```

2.22 edalize.reporting module

2.23 edalize.vivado_reporting module

2.24 edalize.quartus_reporting module

2.25 edalize.ise_reporting module

2.26 Module contents

`edalize.get_edatool(name)`

`edalize.get_edatools()`

`edalize.get_flow(name)`

`edalize.walk_tool_packages()`

DEVELOPMENT SETUP

3.1 Setup development environment

Note: If you have already installed Edalize, remove it first using `pip3 uninstall edalize`.

To develop Edalize and test the changes, the `edalize` package needs to be installed in `editable` or `development` mode. In this mode, the `edalize` command is linked to the source directory, and changes made to the source code are immediately visible when calling `edalize`.

```
# Install all Python packages required to develop edalize
pip3 install --user -r dev-requirements.txt

# Install Git pre-commit hooks, e.g. for the code formatter and lint tools
pre-commit install

# Install the edalize package in editable mode
pip3 install --user -e .
```

Note: All commands above use Python 3 and install software only for the current user. If, after this installation, the `edalize` command cannot be found adjust your `PATH` environment variable to include `~/local/bin`.

After this installation is completed, you can

- edit files in the source directory and re-run `edalize` to immediately see the changes,
- run the unit tests as outlined in the section below, and
- use linter and automated code formatters.

3.2 Formatting and linting code

The Edalize code comes with tooling to automatically format code to conform to our expectations. These tools are installed and called through a tool called `pre-commit`. No setup is required: whenever you do a `git commit`, the necessary tools are called and your code is automatically formatted and checked for common mistakes.

To check the whole source code `pre-commit` can be run directly:

```
# check and fix all files
pre-commit run -a
```


TESTING EDALIZE

To run the tests, call **pytest**.

4.1 Mocks for commands

We provide mocks (stand-ins) for all tools that we want to exercise in tests (located in `tests/mock_commands/`). These mocks are very simplified “models” of the actual tool, and are called instead of the actual tool. They are prepended to `PATH` by the setup code in the `edalize_common.make_edalize_test()` pytest fixture.

In the easiest case, these mocks just write out the commandline they were called with (into a file `<tool>.cmd`).

In a more complex test setup (e.g. for vcs),

- if a tool is creating files, we create it too (the file to create is taken from a tool option given)
- we make the file executable
- we set the access and modified times of generated files to the current time

4.2 Testcases

To define a testcase, use the `edalize_common.make_edalize_test()` pytest factory fixture. This defines a factory that you can call to set up a mocked-up backend appropriately. See the documentation for `edalize_common.TestFixture` for details of the supported keywords.

The `backend` attribute of the returned fixture has `configure()`, `build()` and `run()` methods. The testcase should call these in order, setting up files as necessary between calls and checking whether the results match by calling the fixture’s `compare_files()` method.

If the environment variable `GOLDEN_RUN` is set, the `compare_files()` method copies the generated files to become the new reference files, rather than checking their contents.

4.3 Helper Module

4.3.1 edalize_common

**CHAPTER
FIVE**

INDEX

SEARCH PAGE

PYTHON MODULE INDEX

e

- edalize, 20
- edalize.edatool, 11
- edalize.ghdl, 12
- edalize.icarus, 12
- edalize.icestorm, 13
- edalize.ise, 13
- edalize.isim, 14
- edalize.modelsim, 14
- edalize.openfpga, 14
- edalize.quartus, 15
- edalize.rivierapro, 16
- edalize.spyglass, 16
- edalize.symbiosys, 16
- edalize.trellis, 17
- edalize.vcs, 17
- edalize.verilator, 17
- edalize.vivado, 18
- edalize.vunit, 18
- edalize.vunit_hooks, 19
- edalize.xcelium, 19
- edalize.xsim, 19

A

argtypes (*edalize.ghdl.Ghdl attribute*), 12
 argtypes (*edalize.icarus.Icarus attribute*), 12
 argtypes (*edalize.icestorm.Icestorm attribute*), 13
 argtypes (*edalize.ise.Ise attribute*), 13
 argtypes (*edalize.isim.Isim attribute*), 14
 argtypes (*edalize.modelsim.Modelsim attribute*), 14
 argtypes (*edalize.openfpga.Openfpga attribute*), 14
 argtypes (*edalize.quartus.Quartus attribute*), 15
 argtypes (*edalize.rivierapro.Rivierapro attribute*), 16
 argtypes (*edalize.spyglass.Spyglass attribute*), 16
 argtypes (*edalize.symbiosys.Symbiosys attribute*), 16
 argtypes (*edalize.trellis.Trellis attribute*), 17
 argtypes (*edalize.vcs.Vcs attribute*), 17
 argtypes (*edalize.verilator.Verilator attribute*), 17
 argtypes (*edalize.vivado.Vivado attribute*), 18
 argtypes (*edalize.vunit.Vunit attribute*), 18
 argtypes (*edalize.xcelium.Xcelium attribute*), 19
 argtypes (*edalize.xsim.Xsim attribute*), 20

B

build() (*edalize.edatool.Edatool method*), 11
 build_main() (*edalize.edatool.Edatool method*), 11
 build_main() (*edalize.openfpga.Openfpga method*), 15
 build_main() (*edalize.quartus.Quartus method*), 15
 build_main() (*edalize.rivierapro.Rivierapro method*), 16
 build_main() (*edalize.symbiosys.Symbiosys method*), 16
 build_main() (*edalize.verilator.Verilator method*), 17
 build_main() (*edalize.vunit.Vunit method*), 18
 build_post() (*edalize.edatool.Edatool method*), 11
 build_post() (*edalize.icestorm.Icestorm method*), 13
 build_post() (*edalize.vivado.Vivado method*), 18
 build_pre() (*edalize.edatool.Edatool method*), 11
 build_pre() (*edalize.icestorm.Icestorm method*), 13
 build_pre() (*edalize.rivierapro.Rivierapro method*), 16
 build_pre() (*edalize.vivado.Vivado method*), 18

C

check_managed_parser() (*edalize.verilator.Verilator method*), 17

CONFIG_MK_TEMPLATE (*edalize.isim.Isim attribute*), 14
 CONFIG_MK_TEMPLATE (*edalize.xsim.Xsim attribute*), 19
 configure() (*edalize.edatool.Edatool method*), 11
 configure_main() (*edalize.edatool.Edatool method*), 11
 configure_main() (*edalize.ghdl.Ghdl method*), 12
 configure_main() (*edalize.icarus.Icarus method*), 12
 configure_main() (*edalize.icestorm.Icestorm method*), 13
 configure_main() (*edalize.ise.Ise method*), 13
 configure_main() (*edalize.isim.Isim method*), 14
 configure_main() (*edalize.modelsim.Modelsim method*), 14
 configure_main() (*edalize.openfpga.Openfpga method*), 15
 configure_main() (*edalize.quartus.Quartus method*), 15
 configure_main() (*edalize.rivierapro.Rivierapro method*), 16
 configure_main() (*edalize.spyglass.Spyglass method*), 16
 configure_main() (*edalize.symbiosys.Symbiosys method*), 16
 configure_main() (*edalize.trellis.Trellis method*), 17
 configure_main() (*edalize.vcs.Vcs method*), 17
 configure_main() (*edalize.verilator.Verilator method*), 17
 configure_main() (*edalize.vivado.Vivado method*), 18
 configure_main() (*edalize.vunit.Vunit method*), 18
 configure_main() (*edalize.xcelium.Xcelium method*), 19
 configure_main() (*edalize.xsim.Xsim method*), 20
 configure_post() (*edalize.edatool.Edatool method*), 11
 configure_pre() (*edalize.edatool.Edatool method*), 11
 create() (*edalize.vunit_hooks.VUnitHooks method*), 19

E

edalize
 module, 20
 edalize.edatool
 module, 11

- edalize.ghdl
 - module, 12
 - edalize.icarus
 - module, 12
 - edalize.icestorm
 - module, 13
 - edalize.ise
 - module, 13
 - edalize.isim
 - module, 14
 - edalize.modelsim
 - module, 14
 - edalize.openfpga
 - module, 14
 - edalize.quartus
 - module, 15
 - edalize.rivierapro
 - module, 16
 - edalize.spyglass
 - module, 16
 - edalize.symbiosys
 - module, 16
 - edalize.trellis
 - module, 17
 - edalize.vcs
 - module, 17
 - edalize.verilator
 - module, 17
 - edalize.vivado
 - module, 18
 - edalize.vunit
 - module, 18
 - edalize.vunit_hooks
 - module, 19
 - edalize.xcelium
 - module, 19
 - edalize.xsim
 - module, 19
 - Edatool (class in *edalize.edatool*), 11
 - environment variable
 - GOLDEN_RUN, 23
 - PATH, 23
- F**
- file_type() (*edalize.quartus.Quartus* method), 15
 - FileAction (class in *edalize.edatool*), 11
- G**
- get_doc() (*edalize.edatool.Edatool* class method), 11
 - get_doc() (*edalize.ghdl.Ghdl* class method), 12
 - get_doc() (*edalize.icarus.Icarus* class method), 12
 - get_doc() (*edalize.icestorm.Icestorm* class method), 13
 - get_doc() (*edalize.ise.Ise* class method), 13
 - get_doc() (*edalize.isim.Isim* class method), 14
 - get_doc() (*edalize.modelsim.Modelsim* class method), 14
 - get_doc() (*edalize.openfpga.Openfpga* class method), 15
 - get_doc() (*edalize.quartus.Quartus* class method), 15
 - get_doc() (*edalize.rivierapro.Rivierapro* class method), 16
 - get_doc() (*edalize.symbiosys.Symbiosys* static method), 16
 - get_doc() (*edalize.trellis.Trellis* class method), 17
 - get_doc() (*edalize.verilator.Verilator* class method), 17
 - get_doc() (*edalize.vivado.Vivado* class method), 18
 - get_doc() (*edalize.vunit.Vunit* class method), 18
 - get_doc() (*edalize.xcelium.Xcelium* class method), 19
 - get_doc() (*edalize.xsim.Xsim* class method), 20
 - get_edatool() (in module *edalize*), 20
 - get_edatool() (in module *edalize.edatool*), 12
 - get_edatools() (in module *edalize*), 20
 - get_edatools() (in module *edalize.edatool*), 12
 - get_flow() (in module *edalize*), 20
 - get_vunit_runner_path() (*edalize.vunit.Vunit* method), 18
- Ghdl (class in *edalize.ghdl*), 12
- GOLDEN_RUN, 23
- H**
- handle_library() (*edalize.vunit_hooks.VUnitHooks* method), 19
- I**
- Icarus (class in *edalize.icarus*), 12
 - Icestorm (class in *edalize.icestorm*), 13
 - Ise (class in *edalize.ise*), 13
 - Isim (class in *edalize.isim*), 14
 - isPro (*edalize.quartus.Quartus* attribute), 15
- J**
- jinja_filter_param_value_str() (in module *edalize.edatool*), 12
- L**
- logger (in module *edalize.openfpga*), 15
- M**
- main() (*edalize.vunit_hooks.VUnitHooks* method), 19
 - MAKEFILE_TEMPLATE (*edalize.ise.Ise* attribute), 13
 - MAKEFILE_TEMPLATE (*edalize.isim.Isim* attribute), 14
 - makefile_template (*edalize.quartus.Quartus* attribute), 15
 - MAKEFILE_TEMPLATE (*edalize.xsim.Xsim* attribute), 19
 - Modelsim (class in *edalize.modelsim*), 14
 - module
 - edalize, 20

edalize.edatool, 11
 edalize.ghdl, 12
 edalize.icarus, 12
 edalize.icestorm, 13
 edalize.ise, 13
 edalize.isim, 14
 edalize.modelsim, 14
 edalize.openfpga, 14
 edalize.quartus, 15
 edalize.rivierapro, 16
 edalize.spyglass, 16
 edalize.symbiosys, 16
 edalize.trellis, 17
 edalize.vcs, 17
 edalize.verilator, 17
 edalize.vivado, 18
 edalize.vunit, 18
 edalize.vunit_hooks, 19
 edalize.xcelium, 19
 edalize.xsim, 19

O

Openfpga (class in edalize.openfpga), 14

P

parse_args() (edalize.edatool.Edatool method), 11
 PATH, 23
 PGM_FILE_TEMPLATE (edalize.ise.Ise attribute), 13

Q

qsys_file_filter() (edalize.quartus.Quartus method), 15
 Quartus (class in edalize.quartus), 15

R

render_template() (edalize.edatool.Edatool method), 11
 Rivierapro (class in edalize.rivierapro), 16
 run() (edalize.edatool.Edatool method), 11
 run_main() (edalize.edatool.Edatool method), 11
 run_main() (edalize.ghdl.Ghdl method), 12
 run_main() (edalize.icarus.Icarus method), 12
 run_main() (edalize.ise.Ise method), 13
 run_main() (edalize.isim.Isim method), 14
 run_main() (edalize.modelsim.Modelsim method), 14
 run_main() (edalize.openfpga.Openfpga method), 15
 run_main() (edalize.quartus.Quartus method), 16
 run_main() (edalize.rivierapro.Rivierapro method), 16
 run_main() (edalize.symbiosys.Symbiosys method), 16
 run_main() (edalize.vcs.Vcs method), 17
 run_main() (edalize.verilator.Verilator method), 18
 run_main() (edalize.vivado.Vivado method), 18

run_main() (edalize.vunit.Vunit method), 18
 run_main() (edalize.xcelium.Xcelium method), 19
 run_main() (edalize.xsim.Xsim method), 20
 run_post() (edalize.edatool.Edatool method), 11
 run_pre() (edalize.edatool.Edatool method), 11
 RUN_TCL_TEMPLATE (edalize.isim.Isim attribute), 14

S

set_default_target() (edalize.edatool.Edatool method), 11
 Spyglass (class in edalize.spyglass), 16
 src_file_filter() (edalize.quartus.Quartus method), 16
 src_file_filter() (edalize.spyglass.Spyglass method), 17
 src_file_filter() (edalize.vunit.Vunit method), 18
 src_file_vhdl_standard_filter() (edalize.vunit.Vunit method), 18
 subprocess_run_3_9() (in module edalize.edatool), 12
 Symbiosys (class in edalize.symbiosys), 16

T

TCL_FILE_TEMPLATE (edalize.ise.Ise attribute), 13
 TCL_RUN_FILE_TEMPLATE (edalize.ise.Ise attribute), 13
 testrunner (edalize.vunit.Vunit attribute), 18
 testrunner_template (edalize.vunit.Vunit attribute), 19
 tool_options (edalize.spyglass.Spyglass attribute), 17
 tool_options (edalize.symbiosys.Symbiosys attribute), 16
 tool_options (edalize.vcs.Vcs attribute), 17
 tool_options_defaults (edalize.spyglass.Spyglass attribute), 17
 Trellis (class in edalize.trellis), 17

V

Vcs (class in edalize.vcs), 17
 Verilator (class in edalize.verilator), 17
 Vivado (class in edalize.vivado), 18
 Vunit (class in edalize.vunit), 18
 VUnitHooks (class in edalize.vunit_hooks), 19
 VUnitRunner (class in edalize.vunit_hooks), 19

W

walk_tool_packages() (in module edalize), 20
 walk_tool_packages() (in module edalize.edatool), 12

X

Xcelium (class in edalize.xcelium), 19
 Xsim (class in edalize.xsim), 19